|
About the RISCV category
|
|
0
|
347
|
January 8, 2022
|
|
Optimizing Load-multiple and Store-multiple on LLVM
|
|
0
|
47
|
December 4, 2025
|
|
RISC-V LLVM sync-up call December 4th 2025
|
|
0
|
25
|
December 3, 2025
|
|
LLVM backed for handling UMUL8 and UMUL16 for PSIMD RISC-v
|
|
0
|
25
|
December 2, 2025
|
|
RISC-V LLVM sync-up call November 20th 2025
|
|
0
|
38
|
November 19, 2025
|
|
SiFive P550 nightly performance tracking on cc-perf.igalia.com
|
|
3
|
165
|
November 17, 2025
|
|
RISC-V LLVM sync-up call November 6th 2025
|
|
0
|
47
|
November 5, 2025
|
|
RISC-V LLVM sync-up call October 23rd 2025
|
|
0
|
41
|
October 22, 2025
|
|
[RFC]Modify RegMask Settings of Scalar Library Functions to Reduce Spills
|
|
1
|
76
|
October 14, 2025
|
|
RISC-V LLVM sync-up call October 9th 2025
|
|
0
|
32
|
October 9, 2025
|
|
RISC-V LLVM sync-up call September 25th 2025
|
|
0
|
49
|
September 24, 2025
|
|
RISC-V LLVM sync-up call September 11th 2025
|
|
0
|
36
|
September 10, 2025
|
|
[RFC] Support cheriot target triple as subarchitecture of riscv32
|
|
10
|
337
|
September 8, 2025
|
|
CANCELLED RISC-V LLVM sync-up call August 28th 2025
|
|
0
|
30
|
August 27, 2025
|
|
[RFC] Remove codegen support for trivial VP intrinsics in the RISC-V backend
|
|
8
|
362
|
August 26, 2025
|
|
Inter-procedural register allocation
|
|
3
|
280
|
August 22, 2025
|
|
RISC-V LLVM sync-up call August 14th 2025
|
|
0
|
54
|
August 13, 2025
|
|
Approach for setting overflow (OV) flag in KADD8 (PSIMD)
|
|
0
|
38
|
August 5, 2025
|
|
Help needed: multilib.yaml
|
|
0
|
57
|
July 31, 2025
|
|
RISC-V LLVM sync-up call July 31st 2025
|
|
0
|
56
|
July 31, 2025
|
|
RISC-V LLVM sync-up call July 17th 2025
|
|
1
|
83
|
July 31, 2025
|
|
RISC-V LLVM sync-up call July 3rd 2025
|
|
0
|
33
|
July 2, 2025
|
|
RISC-V LLVM sync-up call June 19th 2025
|
|
0
|
47
|
June 18, 2025
|
|
Linking errors when using Sleef_expfx_u10rvvm2
|
|
3
|
94
|
June 9, 2025
|
|
CANCELLED RISC-V LLVM sync-up call June 5th 2025
|
|
0
|
26
|
June 4, 2025
|
|
Question on rvv builtin and policies
|
|
11
|
250
|
May 25, 2025
|
|
Recommended open-source 32-bit RISC-V core for validating custom LLVM backend extensions?
|
|
1
|
107
|
May 26, 2025
|
|
RISC-V LLVM sync-up call May 22nd 2025
|
|
0
|
48
|
May 22, 2025
|
|
Possible problem related to Subtarget usage
|
|
4
|
420
|
May 22, 2025
|
|
Help with Segmentation Fault from Custom Pseudo-Instruction Optimization on RISC-V(Xalancbmk))
|
|
6
|
170
|
May 9, 2025
|