To avoid bank conflicts in sheared memory I need to know the number of banks and the bank size. As far as I know, for devices with compute capability 1.1 - 1.3 it's 16 banks with 32-bit element size. I have Tesla C2075 (compute capability 2.0). Do I have the same values and where can I find this? (I haven't found this in "cudaDeviceProp" information). By the way, I would be thankful if somebody gives me a link to some doc with all technical information about my CUDA device. One more think, I need to work with doubles, so I really hope, the bank size is 64 bit. If it's not, what kind of bank conflicts should I expect?